A study of on-chip stacked multi-loop spiral inductors
This paper proposes a new differential topology that features a stacked multiloop inductor. Comparative studies of stacked one- to four-loop spiral inductors with and without patterned ground shields (PGSs) for silicon-based radio-frequency integrated circuits (RFICs) were conducted, a...
Main Authors: | Zhang, Yue Ping, Yang, Kai, Yin, Wen Yan, Shi, Jinglin, Kang, Kai, Mao, Jun Fa |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/92314 http://hdl.handle.net/10220/6264 |
Similar Items
-
Analytic Design of on-Chip Spiral Inductor with Variable Line Width
by: Hao-Hui Chen, et al.
Published: (2022-06-01) -
Optimization and modeling of on-chip inductor
by: Lim, Suh Fei.
Published: (2008) -
Metallization proximity studies for copper spiral inductors on silicon
by: Sia, Choon Beng, et al.
Published: (2009) -
Electrical Modeling and Characterization of Graphene-Based On-Chip Spiral Inductors
by: Da-Wei Wang, et al.
Published: (2022-10-01) -
Synthesis and modeling of RF integrated planar spiral inductor
by: See, Guan Huei
Published: (2004)