Concurrent error detection in bit-serial normal basis multiplication over GF(2^m) using multiple parity prediction schemes
New bit-serial architectures with concurrent error detection capability are presented to detect erroneous outputs in bit-serial normal basis multipliers over GF(2^m) using single and multiple-parity prediction schemes. It is shown that different types of normal basis multipliers could be realized by...
Main Authors: | Lee, Chiou Yng, Meher, Pramod Kumar, Patra, Jagdish Chandra |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/94346 http://hdl.handle.net/10220/7120 |
Similar Items
-
Scalable and modular memory-based systolic architectures for discrete Hartley transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
High-throughput memory-based architecture for DHT using a new convolutional formulation
by: Swamy, M. N. S., et al.
Published: (2011) -
Integration of multiple data sources to prioritize candidate genes using discounted rating system
by: Li, Yongjin, et al.
Published: (2011) -
Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
Low‐space bit‐serial systolic array architecture for interleaved multiplication over GF(2m)
by: Atef Ibrahim
Published: (2021-05-01)