Fast simulation of hybrid CMOS and STT-MTJ circuits with identified internal state variables
Hybrid integration of CMOS and non-volatile memory (NVM) devices has become the technology foundation for emerging non-volatile memory based computing. The primary challenge to validate a hybrid system with both CMOS and non-volatile devices is to develop a SPICE-like simulator that can simulate the...
Principais autores: | Shang, Yang, Fei, Wei, Yu, Hao |
---|---|
Outros Autores: | School of Electrical and Electronic Engineering |
Formato: | Conference Paper |
Idioma: | English |
Publicado em: |
2013
|
Assuntos: | |
Acesso em linha: | https://hdl.handle.net/10356/98706 http://hdl.handle.net/10220/12534 |
Registros relacionados
-
Non-volatile logic & memory based on STT-MTJ and SOT-MTJ devices
por: Loy, Desmond Jia Jun
Publicado em: (2016) -
A Multiphysical Field Dynamic Behavioral Model of Perpendicular STT-MTJ
por: Wu Jianyu, et al.
Publicado em: (2024-01-01) -
A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory
por: Chun, Ki Chul, et al.
Publicado em: (2013) -
Influence of physical and material parameters on switching current density in perpendicular STT-MTJ: a micromagnetic study
por: Abhishree Shaw, et al.
Publicado em: (2024-01-01) -
SPICE simulator for hybrid CMOS memristor circuit and system
por: Wang, Yuhao, et al.
Publicado em: (2013)