An 8mW ultra low power 60GHz direct-conversion receiver with 55dB gain and 4.9dB noise figure in 65nm CMOS
An ultra low power direct-conversion receiver is demonstrated for V-band 60GHz applications in 65nm CMOS process. The power consumption is significantly reduced by the design of low-power low noise amplifier (LNA), transconductance mixer and variable gain amplifier (VGA). A compact quadrature-hybrid...
Main Authors: | Shang, Yang, Cai, Deyun, Fei, Wei, Yu, Hao, Ren, Junyan |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference Paper |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/99096 http://hdl.handle.net/10220/12696 |
Similar Items
-
A 27–41 GHz frequency doubler with conversion gain of 12 dB and PAE of 16.9%
by: Li, Jiankang, et al.
Published: (2013) -
A miniaturized millimeter-wave standing-wave filtering switch with high P1dB
by: Ma, Kaixue, et al.
Published: (2013) -
Miniaturized 3-bit phase shifter for 60 GHz phased-array in 65 nm CMOS technology
by: Meng, Fanyi, et al.
Published: (2013) -
A 98.6 dB SNDR SAR ADC with a mismatch error shaping technique implemented with double sampling
by: Yang, Chuanshi, et al.
Published: (2022) -
NextDB : a native XML database system
by: Khin Myo Win
Published: (2008)