Integration of low-κ dielectric liner in through silicon via and thermomechanical stress relief
Through silicon via (TSV) consists of a copper (Cu) core isolated by a dielectric liner. The thermomechanical stress originating from the mismatch in the coefficient of thermal expansion of Cu and silicon is a serious concern on mechanical reliability and electrical variability. The effect on thermo...
Main Authors: | Ghosh, Kaushik, Zhang, Jiye, Zhang, Lin, Dong, Yuanwei, Li, Hong Yu, Tan, Cher Ming, Xia, Guangrui, Tan, Chuan Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/99278 http://hdl.handle.net/10220/12600 |
Similar Items
-
Through silicon via fabrication with low-κ dielectric liner and its implications on parasitic capacitance and leakage current
by: Zhang, Lin, et al.
Published: (2013) -
Strategy for TSV scaling with consideration on thermo-mechanical stress and acceptable delay
by: Zhang, J., et al.
Published: (2013) -
Silicon-Germanium interdiffusion and its impacts on enhanced mobility MOSFETs
by: Xia, Guangrui, 1976-
Published: (2007) -
Dielectric quality of 3D capacitor embedded in through-silicon via (TSV)
by: Lin, Ye, et al.
Published: (2020) -
Process induced reliability of through silicon via
by: Zhang, Jiye
Published: (2014)