A Bayesian network-based framework with Constraint Satisfaction Problem (CSP) formulations for FPGA system design
In recent years, there has been a growing interest in IP-reuse for SoCs in order to bridge the gap between the silicon capacity and the design productivity. This research work investigates how our proposed methodology can be used to partition and schedule a JPEG encoder IP core onto an FPGA. We will...
| Main Authors: | , , , , |
|---|---|
| Format: | Proceeding Paper |
| Language: | English |
| Published: |
2010
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/28300/1/A_Bayesian_network-based_framework_with_Constraint_Satisfaction_Problem_%28CSP%29_formulations_for_FPGA_system_design.pdf |
Search Result 1
A Bayesian network-based framework with Constraint Satisfaction Problem (CSP)formulations for FPGA system design
Published 2010
Get full text
Proceeding Paper