PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7
BCH (Bose, Chauduri, Hocquenghem) codes is a channel codes that can be used as an error control coding that works in galois field. BCH codes can correct errors that occur in the process of transmitting data in digital communication system. BCH codes is a channel coding which capable to correcting er...
| Main Author: | |
|---|---|
| Format: | Article |
| Published: |
[Yogyakarta] : Universitas Gadjah Mada
2010
|
| Subjects: |
| _version_ | 1797020022687662080 |
|---|---|
| author | Perpustakaan UGM, i-lib |
| author_facet | Perpustakaan UGM, i-lib |
| author_sort | Perpustakaan UGM, i-lib |
| collection | UGM |
| description | BCH (Bose, Chauduri, Hocquenghem) codes is a channel codes that can be used as an error control coding that works in galois field. BCH codes can correct errors that occur in the process of transmitting data in digital communication system. BCH codes is a channel coding which capable to correcting errors depend on two parameters that are codeword length of n and word information length of k
In this final project will be designed BCH codes with parameter values n = 15 and k = 7 which can correct maximum of two errors. The purpose of this research is to design BCH (J5,7) encoder system based on VHDL which is implemented in Xilinx Spartan 3E XC3S500E FPGA and to design BCH (J5,7) decoder system based on Delphi 7 software. The process of adding an error into codeword is simulated with ATMega8535 microcontroller. Codeword which is already contains two errors, will be transmitted to a personal computer (PC) through ATMega8535 microcontroller and RS-232 serial cable. Furthermore, the BCH (J5,7) decoder system based on Delphi 7, will be corrected this codeword.
Implementation of BCH (15.7) encoder using 40 slices or J% of the total capacity of slices, 46 LUTs or J% of the total capacity of LUT and 2 J lOBs or 9% of total capacity lOB XC3S500E Spartan -3E FPGA. This research shows that this design can work well, any 2 bits error in some position of I 5 bits has been corrected. |
| first_indexed | 2024-03-13T19:09:11Z |
| format | Article |
| id | oai:generic.eprints.org:28978 |
| institution | Universiti Gadjah Mada |
| last_indexed | 2024-03-13T19:09:11Z |
| publishDate | 2010 |
| publisher | [Yogyakarta] : Universitas Gadjah Mada |
| record_format | dspace |
| spelling | oai:generic.eprints.org:289782014-06-18T00:24:07Z https://repository.ugm.ac.id/28978/ PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7 Perpustakaan UGM, i-lib Jurnal i-lib UGM BCH (Bose, Chauduri, Hocquenghem) codes is a channel codes that can be used as an error control coding that works in galois field. BCH codes can correct errors that occur in the process of transmitting data in digital communication system. BCH codes is a channel coding which capable to correcting errors depend on two parameters that are codeword length of n and word information length of k In this final project will be designed BCH codes with parameter values n = 15 and k = 7 which can correct maximum of two errors. The purpose of this research is to design BCH (J5,7) encoder system based on VHDL which is implemented in Xilinx Spartan 3E XC3S500E FPGA and to design BCH (J5,7) decoder system based on Delphi 7 software. The process of adding an error into codeword is simulated with ATMega8535 microcontroller. Codeword which is already contains two errors, will be transmitted to a personal computer (PC) through ATMega8535 microcontroller and RS-232 serial cable. Furthermore, the BCH (J5,7) decoder system based on Delphi 7, will be corrected this codeword. Implementation of BCH (15.7) encoder using 40 slices or J% of the total capacity of slices, 46 LUTs or J% of the total capacity of LUT and 2 J lOBs or 9% of total capacity lOB XC3S500E Spartan -3E FPGA. This research shows that this design can work well, any 2 bits error in some position of I 5 bits has been corrected. [Yogyakarta] : Universitas Gadjah Mada 2010 Article NonPeerReviewed Perpustakaan UGM, i-lib (2010) PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7. Jurnal i-lib UGM. http://i-lib.ugm.ac.id/jurnal/download.php?dataId=12041 |
| spellingShingle | Jurnal i-lib UGM Perpustakaan UGM, i-lib PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7 |
| title | PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7 |
| title_full | PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7 |
| title_fullStr | PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7 |
| title_full_unstemmed | PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7 |
| title_short | PERANCANGAN SANDI BCH (15,7) BERBASIS FPGA SPARTAN-3E DAN DELPHI 7 |
| title_sort | perancangan sandi bch 15 7 berbasis fpga spartan 3e dan delphi 7 |
| topic | Jurnal i-lib UGM |
| work_keys_str_mv | AT perpustakaanugmilib perancangansandibch157berbasisfpgaspartan3edandelphi7 |