Text this: Hardware modeling of binary coded decimal adder in field programmable gate array