Current conveyor macromodels for wideband RF circuit design
A high percentage of analogue integrated circuit designs use voltage domain signal processing techniques. Given the fact that integrated circuit current conveyors are high bandwidth current processing devices, often with superior RF performance when compared to comparable voltage domain devices, it...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2016
|
| Subjects: | |
| Online Access: | https://repository.londonmet.ac.uk/3929/1/MIXDES2016_MEB_R5.pdf |
| _version_ | 1825625223707230208 |
|---|---|
| author | Brinson, Mike Kuznetsov, Vadim |
| author_facet | Brinson, Mike Kuznetsov, Vadim |
| author_sort | Brinson, Mike |
| collection | LMU |
| description | A high percentage of analogue integrated circuit designs use voltage domain signal processing techniques. Given the fact that integrated circuit current conveyors are high bandwidth current processing devices, often with superior RF performance when compared to comparable voltage domain devices, it is surprising that the number of current mode integrated circuits available, as standard of-the-shelf industrial items, is so small. This paper introduces equation-defined device and Verilog-A synthesis approaches to the macromodelling of current conveyor integrated circuits. To illustrate the proposed modelling techniques the properties of a number of modular behavioural level current conveyor macromodel cells are described and their performance compared. The material presented is intended for analogue device modellers and circuit designers who wish to simulate current domain integrated circuit designs. It also demonstrates how synthesized Verilog-A functional blocks can be derived from equation-defined device and conventional component subcircuits to form functional, computationally efficient current conveyor macromodels. |
| first_indexed | 2024-07-09T03:55:33Z |
| format | Article |
| id | oai:repository.londonmet.ac.uk:3929 |
| institution | London Metropolitan University |
| language | English |
| last_indexed | 2024-07-09T03:55:33Z |
| publishDate | 2016 |
| publisher | IEEE |
| record_format | eprints |
| spelling | oai:repository.londonmet.ac.uk:39292020-04-28T13:10:33Z https://repository.londonmet.ac.uk/3929/ Current conveyor macromodels for wideband RF circuit design Brinson, Mike Kuznetsov, Vadim 620 Engineering & allied operations A high percentage of analogue integrated circuit designs use voltage domain signal processing techniques. Given the fact that integrated circuit current conveyors are high bandwidth current processing devices, often with superior RF performance when compared to comparable voltage domain devices, it is surprising that the number of current mode integrated circuits available, as standard of-the-shelf industrial items, is so small. This paper introduces equation-defined device and Verilog-A synthesis approaches to the macromodelling of current conveyor integrated circuits. To illustrate the proposed modelling techniques the properties of a number of modular behavioural level current conveyor macromodel cells are described and their performance compared. The material presented is intended for analogue device modellers and circuit designers who wish to simulate current domain integrated circuit designs. It also demonstrates how synthesized Verilog-A functional blocks can be derived from equation-defined device and conventional component subcircuits to form functional, computationally efficient current conveyor macromodels. IEEE 2016-06-23 Article PeerReviewed text en cc_by_nd https://repository.londonmet.ac.uk/3929/1/MIXDES2016_MEB_R5.pdf Brinson, Mike and Kuznetsov, Vadim (2016) Current conveyor macromodels for wideband RF circuit design. Proceedings of the 23rd International Conference Mixed Design of Integrated Circuits and Systems (MIXDES). pp. 62-67. ISSN Electronic ISBN: 978-83-63578-09-1, CD-ROM ISBN: 978-83-63578-08-4 http://dx.doi.org/10.1109/MIXDES.2016.7529701 10.1109/MIXDES.2016.7529701 10.1109/MIXDES.2016.7529701 |
| spellingShingle | 620 Engineering & allied operations Brinson, Mike Kuznetsov, Vadim Current conveyor macromodels for wideband RF circuit design |
| title | Current conveyor macromodels for wideband RF circuit design |
| title_full | Current conveyor macromodels for wideband RF circuit design |
| title_fullStr | Current conveyor macromodels for wideband RF circuit design |
| title_full_unstemmed | Current conveyor macromodels for wideband RF circuit design |
| title_short | Current conveyor macromodels for wideband RF circuit design |
| title_sort | current conveyor macromodels for wideband rf circuit design |
| topic | 620 Engineering & allied operations |
| url | https://repository.londonmet.ac.uk/3929/1/MIXDES2016_MEB_R5.pdf |
| work_keys_str_mv | AT brinsonmike currentconveyormacromodelsforwidebandrfcircuitdesign AT kuznetsovvadim currentconveyormacromodelsforwidebandrfcircuitdesign |