VLSI implementation of a fully-pipelined K-Best MIMO detector with successive interference cancellation
Multiple-input multiple-output (MIMO) technology is envisaged to play an important role in future wireless communications. To this end, novel algorithms and architectures are required to implement high-throughput MIMO communications at low power consumption. In this paper, we present the hardware im...
Main Authors: | Bello, I, Halak, B, El-Hajjar, M, Zwolinski, M |
---|---|
Format: | Journal article |
Published: |
Springer
2019
|
Similar Items
-
Scheduled QR-BP Detector with Interference Cancellation and Candidate Constraints for MIMO Systems
by: Sangjoon Park
Published: (2021-05-01) -
Energy-Efficient Hardware Implementation of an LR-Aided K-Best MIMO Decoder for 5G Networks
by: Basel Halak, et al.
Published: (2016-07-01) -
Multiuser Massive MIMO Systems With Time-Offset Pilots and Successive Interference Cancellation
by: The Khai Nguyen, et al.
Published: (2019-01-01) -
An Ordered Successive Interference Cancellation Detector With Soft Detection Feedback in IDMA Transmission
by: Chao Dong, et al.
Published: (2018-01-01) -
An Efficient K-Best MIMO Detector for Large Modulation Constellations
by: Yu-Xin Liu, et al.
Published: (2024-01-01)