On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Concurrent systems are notoriously difficult to analyze, and technological advances such as weak memory architectures greatly compound this problem. This has renewed interest in partial order semantics as a theoretical foundation for formal verification techniques. Among these, symbolic techniques h...
Päätekijät: | Horn, A, Kroening, D |
---|---|
Aineistotyyppi: | Journal article |
Kieli: | English |
Julkaistu: |
2015
|
Samankaltaisia teoksia
-
On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Tekijä: Horn, A, et al.
Julkaistu: (2015) -
Efficient verification of concurrent systems using synchronisation analysis and SAT/SMT solving
Tekijä: Antonino, P, et al.
Julkaistu: (2019) -
An efficient SAT encoding of circuit codes
Tekijä: Chebiryak, Y, et al.
Julkaistu: (2008) -
A SAT−Based Algorithm for Reparameterization in Symbolic Simulation
Tekijä: Chauhan, P, et al.
Julkaistu: (2004) -
A SAT-based algorithm for reparameterization in symbolic simulation
Tekijä: Chauhan, P, et al.
Julkaistu: (2004)