On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Concurrent systems are notoriously difficult to analyze, and technological advances such as weak memory architectures greatly compound this problem. This has renewed interest in partial order semantics as a theoretical foundation for formal verification techniques. Among these, symbolic techniques h...
Auteurs principaux: | Horn, A, Kroening, D |
---|---|
Format: | Journal article |
Langue: | English |
Publié: |
2015
|
Documents similaires
-
On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
par: Horn, A, et autres
Publié: (2015) -
Efficient verification of concurrent systems using synchronisation analysis and SAT/SMT solving
par: Antonino, P, et autres
Publié: (2019) -
An efficient SAT encoding of circuit codes
par: Chebiryak, Y, et autres
Publié: (2008) -
A SAT−Based Algorithm for Reparameterization in Symbolic Simulation
par: Chauhan, P, et autres
Publié: (2004) -
A SAT-based algorithm for reparameterization in symbolic simulation
par: Chauhan, P, et autres
Publié: (2004)