On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Concurrent systems are notoriously difficult to analyze, and technological advances such as weak memory architectures greatly compound this problem. This has renewed interest in partial order semantics as a theoretical foundation for formal verification techniques. Among these, symbolic techniques h...
Autori principali: | Horn, A, Kroening, D |
---|---|
Natura: | Journal article |
Lingua: | English |
Pubblicazione: |
2015
|
Documenti analoghi
Documenti analoghi
-
On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
di: Horn, A, et al.
Pubblicazione: (2015) -
Efficient verification of concurrent systems using synchronisation analysis and SAT/SMT solving
di: Antonino, P, et al.
Pubblicazione: (2019) -
An efficient SAT encoding of circuit codes
di: Chebiryak, Y, et al.
Pubblicazione: (2008) -
A SAT−Based Algorithm for Reparameterization in Symbolic Simulation
di: Chauhan, P, et al.
Pubblicazione: (2004) -
A SAT-based algorithm for reparameterization in symbolic simulation
di: Chauhan, P, et al.
Pubblicazione: (2004)