On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
Concurrent systems are notoriously difficult to analyze, and technological advances such as weak memory architectures greatly compound this problem. This has renewed interest in partial order semantics as a theoretical foundation for formal verification techniques. Among these, symbolic techniques h...
Автори: | Horn, A, Kroening, D |
---|---|
Формат: | Journal article |
Мова: | English |
Опубліковано: |
2015
|
Схожі ресурси
-
On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency
за авторством: Horn, A, та інші
Опубліковано: (2015) -
Efficient verification of concurrent systems using synchronisation analysis and SAT/SMT solving
за авторством: Antonino, P, та інші
Опубліковано: (2019) -
An efficient SAT encoding of circuit codes
за авторством: Chebiryak, Y, та інші
Опубліковано: (2008) -
A SAT−Based Algorithm for Reparameterization in Symbolic Simulation
за авторством: Chauhan, P, та інші
Опубліковано: (2004) -
A SAT-based algorithm for reparameterization in symbolic simulation
за авторством: Chauhan, P, та інші
Опубліковано: (2004)