A survey of automated techniques for formal software verification
The quality and the correctness of software are often the greatest concern in electronic systems. Formal verification tools can provide a guarantee that a design is free of specific flaws. This paper surveys algorithms that perform automatic static analysis of software to detect programming errors o...
| Päätekijät: | , , |
|---|---|
| Aineistotyyppi: | Journal article |
| Julkaistu: |
Institute of Electrical and Electronics Engineers
2008
|
Search Result 1
Search Result 2
