Specifying and verifying systems with multiple clocks
Multiple clock domains are a challenge for hardware specification and verification. We present a method for specifying the relations between multiple clocks, and for modeling the possible behaviors. We can then verify a hardware design assuming that the clocks meet these constraints. We implement ou...
| Main Authors: | , , |
|---|---|
| Format: | Conference item |
| Published: |
IEEE
2003
|
Search Result 1
