Design and Verification of On−Chip Communication Protocols

Design and Verification of On−Chip Communication Protocols

Veure altres versions (2)

Dades bibliogràfiques
Autors principals:	Böhm, P, Melham, T
Format:	Conference item
Publicat:	ETAPS 2008 2008

Ítems similars

Design and Verification of On−Chip Communication Protocols
per: Böhm, P, et al.
Publicat: (2015)

Design and Verification of On−Chip Communication Protocols
per: Böhm, P, et al.
Publicat: (2015)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
per: Böhm, P, et al.
Publicat: (2008)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
per: Böhm, P, et al.
Publicat: (2008)

A Refinement Approach to Design and Verification of On-Chip Communication Protocols
per: Boehm, P, et al.
Publicat: (2008)

A Framework for Incremental Modelling and Verification of On−Chip Protocols
per: Böhm, P
Publicat: (2010)

Verification of System on Chip Integrated Communication Controllers
per: M. V. Petrochenkov, et al.
Publicat: (2018-10-01)

Abstraction Mechanisms for Hardware Verification
per: Melham, T
Publicat: (1990)

Abstraction Mechanisms for Hardware Verification
per: Melham, T
Publicat: (1988)

Abstraction Mechanisms for Hardware Verification
per: Melham, T
Publicat: (1987)

Higher Order Logic and Hardware Verification
per: Melham, T
Publicat: (1993)

A Formalised Framework for Incremental Modelling of On−Chip Communication
per: Böhm, P
Publicat: (2010)

Practical Formal Verification in Microprocessor Design
per: Jones, R, et al.
Publicat: (2015)

Abstract: Experience with Practical Formal Verification at an Industrial Scale
per: Melham, T
Publicat: (2003)

Relational STE and Theorem Proving for Formal Verification of Industrial Circuit Designs
per: O'Leary, J, et al.
Publicat: (2013)

Relational STE and theorem proving for formal verification of industrial circuit designs
per: O'Leary, J, et al.
Publicat: (2013)

Formalizing Abstraction Mechanisms for Hardware Verification in Higher Order Logic
per: Melham, T
Publicat: (1989)

Contextualizing formal verification for systems security engineering
per: Shaked, A, et al.
Publicat: (2024)

An AMBA−ARM7 Formal Verification Platform
per: Susanto, K, et al.
Publicat: (2003)

MODELLING AND VERIFICATION OF KITSAT PACKET COMMUNICATION PROTOCOLS
per: Young-Ro Lee, et al.
Publicat: (1996-06-01)

Design and post-silicon verification of polymorphic PCIE bridge expansion chip
per: Deng Jiawei, et al.
Publicat: (2023-02-01)

Hardware/Software Implementation of a Chip-to-Chip Communication Protocol Based on SPDM
per: Kais Belwafi, et al.
Publicat: (2024-01-01)

Hardware verification using software analyzers
per: Mukherjee, R, et al.
Publicat: (2015)

Hardware Verification by Formal Proof
per: Birtwistle, G, et al.
Publicat: (1988)

Hardware Verification by Formal Proof
per: Birtwistle, G, et al.
Publicat: (1988)

Hardware Verification using Higher−Order Logic
per: Camilleri, A, et al.
Publicat: (1986)

Hardware Verification using Higher−Order Logic
per: Camilleri, A, et al.
Publicat: (1987)

A formal CHERI-C semantics for verification
per: Park, SH, et al.
Publicat: (2023)

Microfluidic System Protocols for Integrated On-Chip Communications and Cooling
per: Stefanus A. Wirdatmadja, et al.
Publicat: (2017-01-01)

Design and implementation of adaptive and synchronous test function of chip sample verification platform
per: Xu Jinglin, et al.
Publicat: (2023-02-01)

An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation
per: German Cano-Quiveu, et al.
Publicat: (2021-01-01)

Unbounded Safety Verification for Hardware Using Software Analyzers
per: Mukherjee, R, et al.
Publicat: (2015)

End-to-end formal verification of a RISC-V processor extended with capability pointers
per: Gao, D, et al.
Publicat: (2021)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
per: Dan LIU, et al.
Publicat: (2012-11-01)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
per: Dan LIU, et al.
Publicat: (2012-11-01)

Verification methods for complex-functional blocks in CAD for chips deep submicron design standards
per: Zolnikov Vladimir, et al.
Publicat: (2023-01-01)

Design and verification of adaptive cache coherence protocols
per: Shen, Xiaowei, 1966-
Publicat: (2014)

Effective verification for low-level software with competing interrupts
per: Liang, L, et al.
Publicat: (2017)

Lifting CDCL to template-based abstract domains for program verification
per: Mukherjee, R, et al.
Publicat: (2017)

Verification of an artificial intelligence vision chip design for edge computing based on hardware simulation system
per: Xuanzhe XU, et al.
Publicat: (2022-03-01)