Design and Verification of On−Chip Communication Protocols

Design and Verification of On−Chip Communication Protocols

Pokaži ostale verzije (2)

Bibliografski detalji
Glavni autori:	Böhm, P, Melham, T
Format:	Conference item
Izdano:	ETAPS 2008 2008

Slični predmeti

Design and Verification of On−Chip Communication Protocols
od: Böhm, P, i dr.
Izdano: (2015)

Design and Verification of On−Chip Communication Protocols
od: Böhm, P, i dr.
Izdano: (2015)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
od: Böhm, P, i dr.
Izdano: (2008)

A Refinement Approach to Design and Verification of On−Chip Communication Protocols
od: Böhm, P, i dr.
Izdano: (2008)

A Refinement Approach to Design and Verification of On-Chip Communication Protocols
od: Boehm, P, i dr.
Izdano: (2008)

A Framework for Incremental Modelling and Verification of On−Chip Protocols
od: Böhm, P
Izdano: (2010)

Abstraction Mechanisms for Hardware Verification
od: Melham, T
Izdano: (1990)

Abstraction Mechanisms for Hardware Verification
od: Melham, T
Izdano: (1988)

Abstraction Mechanisms for Hardware Verification
od: Melham, T
Izdano: (1987)

A Formalised Framework for Incremental Modelling of On−Chip Communication
od: Böhm, P
Izdano: (2010)

Higher Order Logic and Hardware Verification
od: Melham, T
Izdano: (1993)

Practical Formal Verification in Microprocessor Design
od: Jones, R, i dr.
Izdano: (2015)

Abstract: Experience with Practical Formal Verification at an Industrial Scale
od: Melham, T
Izdano: (2003)

Relational STE and Theorem Proving for Formal Verification of Industrial Circuit Designs
od: O'Leary, J, i dr.
Izdano: (2013)

Relational STE and theorem proving for formal verification of industrial circuit designs
od: O'Leary, J, i dr.
Izdano: (2013)

Formalizing Abstraction Mechanisms for Hardware Verification in Higher Order Logic
od: Melham, T
Izdano: (1989)

Contextualizing formal verification for systems security engineering
od: Shaked, A, i dr.
Izdano: (2024)

An AMBA−ARM7 Formal Verification Platform
od: Susanto, K, i dr.
Izdano: (2003)

MODELLING AND VERIFICATION OF KITSAT PACKET COMMUNICATION PROTOCOLS
od: Young-Ro Lee, i dr.
Izdano: (1996-06-01)

Design and post-silicon verification of polymorphic PCIE bridge expansion chip
od: Deng Jiawei, i dr.
Izdano: (2023-02-01)

Hardware/Software Implementation of a Chip-to-Chip Communication Protocol Based on SPDM
od: Kais Belwafi, i dr.
Izdano: (2024-01-01)

Hardware verification using software analyzers
od: Mukherjee, R, i dr.
Izdano: (2015)

Hardware Verification by Formal Proof
od: Birtwistle, G, i dr.
Izdano: (1988)

Hardware Verification by Formal Proof
od: Birtwistle, G, i dr.
Izdano: (1988)

Hardware Verification using Higher−Order Logic
od: Camilleri, A, i dr.
Izdano: (1986)

Hardware Verification using Higher−Order Logic
od: Camilleri, A, i dr.
Izdano: (1987)

A formal CHERI-C semantics for verification
od: Park, SH, i dr.
Izdano: (2023)

Design and implementation of adaptive and synchronous test function of chip sample verification platform
od: Xu Jinglin, i dr.
Izdano: (2023-02-01)

Unbounded Safety Verification for Hardware Using Software Analyzers
od: Mukherjee, R, i dr.
Izdano: (2015)

End-to-end formal verification of a RISC-V processor extended with capability pointers
od: Gao, D, i dr.
Izdano: (2021)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
od: Dan LIU, i dr.
Izdano: (2012-11-01)

Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
od: Dan LIU, i dr.
Izdano: (2012-11-01)

Verification methods for complex-functional blocks in CAD for chips deep submicron design standards
od: Zolnikov Vladimir, i dr.
Izdano: (2023-01-01)

Design and verification of adaptive cache coherence protocols
od: Shen, Xiaowei, 1966-
Izdano: (2014)

Effective verification for low-level software with competing interrupts
od: Liang, L, i dr.
Izdano: (2017)

Verification of an artificial intelligence vision chip design for edge computing based on hardware simulation system
od: Xuanzhe XU, i dr.
Izdano: (2022-03-01)

Verification of an artificial intelligence vision chip design for edge computing based on hardware simulation system
od: Xuanzhe XU, i dr.
Izdano: (2022-03-01)

Lifting CDCL to template-based abstract domains for program verification
od: Mukherjee, R, i dr.
Izdano: (2017)

Verification of communication protocols in web services : model-checking service compositions /
od: 464078 Tari, Zahir, i dr.
Izdano: (2014)

RFID security : techniques, protocols and system-on-chip design /
od: Kitsos, Paris, 1952-, i dr.
Izdano: (2008)