Word level predicate abstraction and refinement for verifying RTL verilog

Word level predicate abstraction and refinement for verifying RTL verilog

Show other versions (2)

Model checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is localization reduction, which removes latches that are not...

Disgrifiad llawn

Manylion Llyfryddiaeth
Prif Awduron:	Jain, H, Sharygina, N, Kroening, D, Clarke, E
Awduron Eraill:	Jr, W
Fformat:	Conference item
Cyhoeddwyd:	Association for Computing Machinery 2005

Eitemau Tebyg

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
gan: Jain, H, et al.
Cyhoeddwyd: (2005)

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
gan: Jain, H, et al.
Cyhoeddwyd: (2008)

Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
gan: Jain, H, et al.
Cyhoeddwyd: (2008)

Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
gan: Jain, H, et al.
Cyhoeddwyd: (2008)

Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
gan: Kroening, D, et al.
Cyhoeddwyd: (2007)

VCEGAR: Verilog CounterExample Guided Abstraction Refinement
gan: Jain, H, et al.
Cyhoeddwyd: (2007)

Verification of SpecC and Verilog using Predicate Abstraction
gan: Jain, H, et al.
Cyhoeddwyd: (2004)

Checking consistency of C and Verilog using predicate abstraction and induction
gan: Kroening, D, et al.
Cyhoeddwyd: (2004)

Checking Consistency of C and Verilog using Predicate Abstraction and Induction
gan: Kroening, D, et al.
Cyhoeddwyd: (2004)

Predicate abstraction of ANSI-C programs using SAT
gan: Clarke, E, et al.
Cyhoeddwyd: (2004)

SATABS: SAT−based Predicate Abstraction for ANSI−C
gan: Clarke, E, et al.
Cyhoeddwyd: (2005)

Predicate Abstraction of ANSI–C Programs using SAT
gan: Clarke, E, et al.
Cyhoeddwyd: (2015)

Predicate Abstraction of ANSI-C Programs Using SAT.
gan: Clarke, E, et al.
Cyhoeddwyd: (2004)

Predicate Abstraction of ANSI-C Programs Using SAT
gan: Clarke, E, et al.
Cyhoeddwyd: (2004)

Verifying C++ with STL Containers via Predicate Abstraction
gan: Blanc, N, et al.
Cyhoeddwyd: (2007)

Verifying C++ with STL containers via predicate abstraction
gan: Blanc, N, et al.
Cyhoeddwyd: (2007)

System verilog RTL modeling with embedded assertions /
gan: Chow, Chee Siang, 1984-, et al.
Cyhoeddwyd: (2012)

Verification of SpecC using Predicate Abstraction
gan: Clarke, E, et al.
Cyhoeddwyd: (2007)

Verification of SpecC using predicate abstraction.
gan: Clarke, E, et al.
Cyhoeddwyd: (2007)

System verilog RTL modeling with embedded assertions[electronic resource] /
gan: Chow, Chee Siang, 1984-, et al.
Cyhoeddwyd: (2012)

Approximating Predicate Images for Bit−Vector Logic
gan: Kroening, D, et al.
Cyhoeddwyd: (2006)

The RTL design of 32-bit RISC processor using verilog HDL /
gan: Hafizul Hasni Manab, 1987-, et al.
Cyhoeddwyd: (2012)

Counterexamples with Loops for Predicate Abstraction
gan: Kroening, D, et al.
Cyhoeddwyd: (2006)

The RTL design of 32-bit RISC processor using verilog HDL [electronic resource] /
gan: Hafizul Hasni Manab, 1987-
Cyhoeddwyd: (2012)

Predicate Abstraction with Under-approximation Refinement
gan: Corina S. Pasareanu, et al.
Cyhoeddwyd: (2007-02-01)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL /
gan: Lim, Jonie Joo Nee, 1978-, et al.
Cyhoeddwyd: (2008)

Verification and Falsification of Programs with Loops Using Predicate Abstraction
gan: Kroening, D, et al.
Cyhoeddwyd: (2009)

Verification and falsification of programs with loops using predicate abstraction.
gan: Kroening, D, et al.
Cyhoeddwyd: (2010)

Model Checking with Abstraction for Web Services
gan: Sharygina, N, et al.
Cyhoeddwyd: (2007)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL [electronic resources] /
gan: Lim, Jonie Joo Nee, 1978-, et al.
Cyhoeddwyd: (2008)

Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking
gan: Kroening, D, et al.
Cyhoeddwyd: (2003)

V2c – A Verilog to C translator
gan: Mukherjee, R, et al.
Cyhoeddwyd: (2016)

Strengthening properties using abstraction refinement
gan: Purandare, M, et al.
Cyhoeddwyd: (2009)

Specifying and Verifying Systems with Multiple Clocks
gan: Clarke, E, et al.
Cyhoeddwyd: (2003)

Specifying and verifying systems with multiple clocks
gan: Clarke, E, et al.
Cyhoeddwyd: (2003)

RTL cookbook/
gan: 274324 Lancaster, Don
Cyhoeddwyd: (1969)

Counterexample Guided Abstraction Refinement via Program Execution
gan: Groce, A, et al.
Cyhoeddwyd: (2004)

RTL2RTL Formal Equivalence: Boosting the Design Confidence
gan: M V Achutha Kiran Kumar, et al.
Cyhoeddwyd: (2014-07-01)

Counterexample-guided abstraction refinement for symmetric concurrent programs
gan: Donaldson, A, et al.
Cyhoeddwyd: (2012)

Automated scripts for testing verilog designs with iVerilog
gan: Ng, Gary Jia Hao
Cyhoeddwyd: (2015)