Word level predicate abstraction and refinement for verifying RTL verilog
Model checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is localization reduction, which removes latches that are not...
Үндсэн зохиолчид: | Jain, H, Sharygina, N, Kroening, D, Clarke, E |
---|---|
Бусад зохиолчид: | Jr, W |
Формат: | Conference item |
Хэвлэсэн: |
Association for Computing Machinery
2005
|
Ижил төстэй зүйлс
Ижил төстэй зүйлс
-
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
-н: Jain, H, зэрэг
Хэвлэсэн: (2005) -
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
-н: Jain, H, зэрэг
Хэвлэсэн: (2008) -
Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
-н: Jain, H, зэрэг
Хэвлэсэн: (2008) -
Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
-н: Jain, H, зэрэг
Хэвлэсэн: (2008) -
Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
-н: Kroening, D, зэрэг
Хэвлэсэн: (2007)