Word level predicate abstraction and refinement for verifying RTL verilog

Model checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is localization reduction, which removes latches that are not...

Full description

Bibliographic Details
Main Authors:	Jain, H, Sharygina, N, Kroening, D, Clarke, E
Other Authors:	Jr, W
Format:	Conference item
Published:	Association for Computing Machinery 2005

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog by Jain, H, Kroening, D, Sharygina, N, Clarke, E

Published 2008

Journal article

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog by Jain, H, Kroening, D, Sharygina, N, Clarke, E

Published 2005

Conference item

Word level predicate abstraction and refinement for verifying RTL verilog

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog by Jain, H, Kroening, D, Sharygina, N, Clarke, E

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog by Jain, H, Kroening, D, Sharygina, N, Clarke, E

Similar Items