Word level predicate abstraction and refinement for verifying RTL verilog

Model checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is localization reduction, which removes latches that are not...

Mô tả đầy đủ

Chi tiết về thư mục
Những tác giả chính:	Jain, H, Sharygina, N, Kroening, D, Clarke, E
Tác giả khác:	Jr, W
Định dạng:	Conference item
Được phát hành:	Association for Computing Machinery 2005

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Bằng Jain, H, Kroening, D, Sharygina, N, Clarke, E

Được phát hành 2008

Journal article

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Bằng Jain, H, Kroening, D, Sharygina, N, Clarke, E

Được phát hành 2005

Conference item

Word level predicate abstraction and refinement for verifying RTL verilog

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Bằng Jain, H, Kroening, D, Sharygina, N, Clarke, E

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog Bằng Jain, H, Kroening, D, Sharygina, N, Clarke, E

Những quyển sách tương tự