READOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKER
We present the status of the development of the readout electronics for the large area silicon tracker of the ATLAS experiment at the LHC, carried out by the CERN RD2 project. Our basic readout concept is to integrate a fast amplifier, analog memory, sparse data scan circuit and analog-to-digital co...
| প্রধান লেখক: | , , , , , , , , , , , , , , , , , , , , , , , , |
|---|---|
| বিন্যাস: | Conference item |
| প্রকাশিত: |
1995
|
| _version_ | 1826294033151950848 |
|---|---|
| author | Borer, K Beringer, J Anghinolfi, F Aspell, P Chilingarov, A Jarron, P Heijne, E Santiard, J Verweij, H Goessling, C Lisowski, B Reichold, A Bonino, R Clark, A Kambara, H Lamarra, D Leger, A Wu, X Richeux, J Taylor, G Fedotov, M Kuper, E Velikzhanin, Y Campbell, D Murray, P |
| author_facet | Borer, K Beringer, J Anghinolfi, F Aspell, P Chilingarov, A Jarron, P Heijne, E Santiard, J Verweij, H Goessling, C Lisowski, B Reichold, A Bonino, R Clark, A Kambara, H Lamarra, D Leger, A Wu, X Richeux, J Taylor, G Fedotov, M Kuper, E Velikzhanin, Y Campbell, D Murray, P |
| author_sort | Borer, K |
| collection | OXFORD |
| description | We present the status of the development of the readout electronics for the large area silicon tracker of the ATLAS experiment at the LHC, carried out by the CERN RD2 project. Our basic readout concept is to integrate a fast amplifier, analog memory, sparse data scan circuit and analog-to-digital convertor (ADC) on a single VLSI chip. This architecture will provide full analog information of charged particle hits associated unambiguously to one LHC beam crossing, which is expected to be at a frequency of 40 MHz. The expected low occupancy of the ATLAS inner silicon detectors allows us to use a low speed (5 MHz) on-chip ADC with a multiplexing scheme. The functionality of the fast amplifier and analog memory have been demonstrated with various prototype chips. Most recently we have successfully tested improved versions of the amplifier and the analog memory. A piecewise linear ADC has been fabricated and performed satisfactorily up to 5 MHz. A new chip including amplifier, analog memory, memory controller, ADC, and data buffer has been designed and submitted for fabrication and will be tested on a prototype of the ATLAS silicon tracker module with realistic electrical and mechanical constraints. |
| first_indexed | 2024-03-07T03:39:23Z |
| format | Conference item |
| id | oxford-uuid:bd5c555c-2ad9-413b-9ecf-17e20a6865f8 |
| institution | University of Oxford |
| last_indexed | 2024-03-07T03:39:23Z |
| publishDate | 1995 |
| record_format | dspace |
| spelling | oxford-uuid:bd5c555c-2ad9-413b-9ecf-17e20a6865f82022-03-27T05:31:20ZREADOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKERConference itemhttp://purl.org/coar/resource_type/c_5794uuid:bd5c555c-2ad9-413b-9ecf-17e20a6865f8Symplectic Elements at Oxford1995Borer, KBeringer, JAnghinolfi, FAspell, PChilingarov, AJarron, PHeijne, ESantiard, JVerweij, HGoessling, CLisowski, BReichold, ABonino, RClark, AKambara, HLamarra, DLeger, AWu, XRicheux, JTaylor, GFedotov, MKuper, EVelikzhanin, YCampbell, DMurray, PWe present the status of the development of the readout electronics for the large area silicon tracker of the ATLAS experiment at the LHC, carried out by the CERN RD2 project. Our basic readout concept is to integrate a fast amplifier, analog memory, sparse data scan circuit and analog-to-digital convertor (ADC) on a single VLSI chip. This architecture will provide full analog information of charged particle hits associated unambiguously to one LHC beam crossing, which is expected to be at a frequency of 40 MHz. The expected low occupancy of the ATLAS inner silicon detectors allows us to use a low speed (5 MHz) on-chip ADC with a multiplexing scheme. The functionality of the fast amplifier and analog memory have been demonstrated with various prototype chips. Most recently we have successfully tested improved versions of the amplifier and the analog memory. A piecewise linear ADC has been fabricated and performed satisfactorily up to 5 MHz. A new chip including amplifier, analog memory, memory controller, ADC, and data buffer has been designed and submitted for fabrication and will be tested on a prototype of the ATLAS silicon tracker module with realistic electrical and mechanical constraints. |
| spellingShingle | Borer, K Beringer, J Anghinolfi, F Aspell, P Chilingarov, A Jarron, P Heijne, E Santiard, J Verweij, H Goessling, C Lisowski, B Reichold, A Bonino, R Clark, A Kambara, H Lamarra, D Leger, A Wu, X Richeux, J Taylor, G Fedotov, M Kuper, E Velikzhanin, Y Campbell, D Murray, P READOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKER |
| title | READOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKER |
| title_full | READOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKER |
| title_fullStr | READOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKER |
| title_full_unstemmed | READOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKER |
| title_short | READOUT ELECTRONICS DEVELOPMENT FOR THE ATLAS SILICON TRACKER |
| title_sort | readout electronics development for the atlas silicon tracker |
| work_keys_str_mv | AT borerk readoutelectronicsdevelopmentfortheatlassilicontracker AT beringerj readoutelectronicsdevelopmentfortheatlassilicontracker AT anghinolfif readoutelectronicsdevelopmentfortheatlassilicontracker AT aspellp readoutelectronicsdevelopmentfortheatlassilicontracker AT chilingarova readoutelectronicsdevelopmentfortheatlassilicontracker AT jarronp readoutelectronicsdevelopmentfortheatlassilicontracker AT heijnee readoutelectronicsdevelopmentfortheatlassilicontracker AT santiardj readoutelectronicsdevelopmentfortheatlassilicontracker AT verweijh readoutelectronicsdevelopmentfortheatlassilicontracker AT goesslingc readoutelectronicsdevelopmentfortheatlassilicontracker AT lisowskib readoutelectronicsdevelopmentfortheatlassilicontracker AT reicholda readoutelectronicsdevelopmentfortheatlassilicontracker AT boninor readoutelectronicsdevelopmentfortheatlassilicontracker AT clarka readoutelectronicsdevelopmentfortheatlassilicontracker AT kambarah readoutelectronicsdevelopmentfortheatlassilicontracker AT lamarrad readoutelectronicsdevelopmentfortheatlassilicontracker AT legera readoutelectronicsdevelopmentfortheatlassilicontracker AT wux readoutelectronicsdevelopmentfortheatlassilicontracker AT richeuxj readoutelectronicsdevelopmentfortheatlassilicontracker AT taylorg readoutelectronicsdevelopmentfortheatlassilicontracker AT fedotovm readoutelectronicsdevelopmentfortheatlassilicontracker AT kupere readoutelectronicsdevelopmentfortheatlassilicontracker AT velikzhaniny readoutelectronicsdevelopmentfortheatlassilicontracker AT campbelld readoutelectronicsdevelopmentfortheatlassilicontracker AT murrayp readoutelectronicsdevelopmentfortheatlassilicontracker |