VCEGAR: Verilog CounterExample Guided Abstraction Refinement

Bibliografske podrobnosti
Main Authors: Jain, H, Kroening, D, Sharygina, N, Clarke, E
Format: Conference item
Izdano: Springer 2007