VCEGAR: Verilog CounterExample Guided Abstraction Refinement - Jain, H; Kroening, D; Sharygina, N; Clarke, E (Springer, 2007)