Text this: VCEGAR: Verilog CounterExample Guided Abstraction Refinement