Stav dette: VCEGAR: Verilog CounterExample Guided Abstraction Refinement