VCEGAR: Verilog CounterExample Guided Abstraction Refinement
Autors principals: | Jain, H, Kroening, D, Sharygina, N, Clarke, E |
---|---|
Format: | Conference item |
Publicat: |
Springer
2007
|
Ítems similars
-
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
per: Jain, H, et al.
Publicat: (2008) -
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
per: Jain, H, et al.
Publicat: (2005) -
Word level predicate abstraction and refinement for verifying RTL verilog
per: Jain, H, et al.
Publicat: (2005) -
Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
per: Jain, H, et al.
Publicat: (2008) -
Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
per: Jain, H, et al.
Publicat: (2008)