VCEGAR: Verilog CounterExample Guided Abstraction Refinement
主要な著者: | Jain, H, Kroening, D, Sharygina, N, Clarke, E |
---|---|
フォーマット: | Conference item |
出版事項: |
Springer
2007
|
類似資料
-
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
著者:: Jain, H, 等
出版事項: (2008) -
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
著者:: Jain, H, 等
出版事項: (2005) -
Word level predicate abstraction and refinement for verifying RTL verilog
著者:: Jain, H, 等
出版事項: (2005) -
Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
著者:: Jain, H, 等
出版事項: (2008) -
Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
著者:: Jain, H, 等
出版事項: (2008)