VCEGAR: Verilog CounterExample Guided Abstraction Refinement
Главные авторы: | Jain, H, Kroening, D, Sharygina, N, Clarke, E |
---|---|
Формат: | Conference item |
Опубликовано: |
Springer
2007
|
Схожие документы
-
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
по: Jain, H, и др.
Опубликовано: (2008) -
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
по: Jain, H, и др.
Опубликовано: (2005) -
Word level predicate abstraction and refinement for verifying RTL verilog
по: Jain, H, и др.
Опубликовано: (2005) -
Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
по: Jain, H, и др.
Опубликовано: (2008) -
Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
по: Jain, H, и др.
Опубликовано: (2008)