Verifying digital systems with MATLAB
A MATLAB toolbox is presented, with the goal of checking occurrences of design errors typically found in fixed-point digital systems, considering finite word-length effects. In particular, the present toolbox works as a front-end to a recently introduced verification tool, known as Digital-System Ve...
主要な著者: | Chaves, L, Bessa, I, Cordeiro, L, Kroening, D, Lima Filho, E |
---|---|
フォーマット: | Conference item |
出版事項: |
Association for Computing Machinery
2017
|
類似資料
-
Verifying Digital Systems with MATLAB
著者:: Chaves, L, 等
出版事項: (2017) -
DSValidator: an automated counterexample reproducibility tool for digital systems
著者:: Chaves, L, 等
出版事項: (2018) -
Specifying and Verifying Systems with Multiple Clocks
著者:: Clarke, E, 等
出版事項: (2003) -
Specifying and verifying systems with multiple clocks
著者:: Clarke, E, 等
出版事項: (2003) -
JBMC: a bounded model checking tool for verifying Java bytecode
著者:: Cordeiro, L, 等
出版事項: (2018)