Area Optimisation for Field−Programmable Gate Arrays in SystemC Hardware Compilation

This paper discusses a pair of synthesis algorithms that optimise a SystemC design to minimise area when targeting FPGAs. Each can significantly improve the synthesis of a high-level language construct, thus allowing a designer to concentrate more on an algorithm description and less on hardware-spe...

Deskribapen osoa

Xehetasun bibliografikoak
Egile Nagusiak: Ditmar, J, McKeever, S, Wilson, A
Formatua: Journal article
Argitaratua: 2008

Antzeko izenburuak