Area Optimisation for Field−Programmable Gate Arrays in SystemC Hardware Compilation
This paper discusses a pair of synthesis algorithms that optimise a SystemC design to minimise area when targeting FPGAs. Each can significantly improve the synthesis of a high-level language construct, thus allowing a designer to concentrate more on an algorithm description and less on hardware-spe...
Egile Nagusiak: | Ditmar, J, McKeever, S, Wilson, A |
---|---|
Formatua: | Journal article |
Argitaratua: |
2008
|
Antzeko izenburuak
-
Area optimisation for field-programmable gate arrays in SystemC hardware compilation
nork: Ditmar, J, et al.
Argitaratua: (2008) -
Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation
nork: Johan Ditmar, et al.
Argitaratua: (2008-01-01) -
Array Synthesis in SystemC Hardware Compilation
nork: Ditmar, J, et al.
Argitaratua: (2007) -
Compiling Hardware Descriptions with Relative Placement Information for Parametrised Libraries
nork: McKeever, S, et al.
Argitaratua: (2002) -
Towards Provably−Correct Hardware Compilation Tools Based on Pass Separation Techniques
nork: McKeever, S, et al.
Argitaratua: (2001)