Area Optimisation for Field−Programmable Gate Arrays in SystemC Hardware Compilation
This paper discusses a pair of synthesis algorithms that optimise a SystemC design to minimise area when targeting FPGAs. Each can significantly improve the synthesis of a high-level language construct, thus allowing a designer to concentrate more on an algorithm description and less on hardware-spe...
Asıl Yazarlar: | Ditmar, J, McKeever, S, Wilson, A |
---|---|
Materyal Türü: | Journal article |
Baskı/Yayın Bilgisi: |
2008
|
Benzer Materyaller
-
Area optimisation for field-programmable gate arrays in SystemC hardware compilation
Yazar:: Ditmar, J, ve diğerleri
Baskı/Yayın Bilgisi: (2008) -
Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation
Yazar:: Johan Ditmar, ve diğerleri
Baskı/Yayın Bilgisi: (2008-01-01) -
Array Synthesis in SystemC Hardware Compilation
Yazar:: Ditmar, J, ve diğerleri
Baskı/Yayın Bilgisi: (2007) -
Compiling Hardware Descriptions with Relative Placement Information for Parametrised Libraries
Yazar:: McKeever, S, ve diğerleri
Baskı/Yayın Bilgisi: (2002) -
Towards Provably−Correct Hardware Compilation Tools Based on Pass Separation Techniques
Yazar:: McKeever, S, ve diğerleri
Baskı/Yayın Bilgisi: (2001)