The impact of hardware scheduling mechanisms on the performance and cost of processor designs

The impact of hardware scheduling mechanisms on the performance and cost of processor designs

अन्य संस्करण दिखाएं (1)

Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...

पूर्ण विवरण

ग्रंथसूची विवरण
मुख्य लेखकों:	Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D
अन्य लेखक:	Cap, C
स्वरूप:	Conference item
प्रकाशित:	dblp computer science bibliography 1999

समान संसाधन

The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
द्वारा: Mueller, S, और अन्य
प्रकाशित: (1999)

Dedicated digital processors : methods in hardware/software system design /
द्वारा: 276644 Mayer-Lindenberg, F.
प्रकाशित: (2004)

Exploring Optimal Cost-Performance Designs for RAW processors
द्वारा: Moritz, Csaba Andras, और अन्य
प्रकाशित: (2023)

APRON: A Cellular Processor Array Simulation and Hardware Design Tool
द्वारा: David R. W. Barr, और अन्य
प्रकाशित: (2009-01-01)

Tao--an architecturally balanced reconfigurable hardware processor
द्वारा: Huang, Andrew S. (Andrew Shane)
प्रकाशित: (2005)

Thread Scheduling Mechanisms for Multiple-Context Parallel Processors
द्वारा: Fiske, James A. Stuart
प्रकाशित: (2004)

Thread scheduling mechanisms for multiple-context parallel processors
द्वारा: Fiske, James Alexander Stuart
प्रकाशित: (2007)

Scheduling jobs on multi-processors
द्वारा: Neetika, Bansal
प्रकाशित: (2012)

OKI advanced array processor (AAP) hardware description
प्रकाशित: (2004)

Digital neural processor hardware implementation for character recognition /
द्वारा: 424809 Kumaara Velan Munusamy
प्रकाशित: (2000)

The 80386, 80486 and pentium processor : hardware, software and interfacing /
द्वारा: 391611 Triebel, Walter A.
प्रकाशित: (1998)

Algorithms for Scheduling Tasks on Unrelated Processors
द्वारा: Davis, Ernest, और अन्य
प्रकाशित: (2023)

Optimal scheduling for two-processor systems /
द्वारा: Coffman, E. G. (Edward Grady), 1934-, और अन्य

Task scheduling in parallel processor systems /
द्वारा: 443850 Syarifah Zyurina Nordin
प्रकाशित: (2011)

Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices
द्वारा: Ikbel Belaid, और अन्य
प्रकाशित: (2011-01-01)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
द्वारा: Pradeep Kumar Yadav, और अन्य
प्रकाशित: (2008-01-01)

Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
द्वारा: Ko Natori, और अन्य
प्रकाशित: (2024-01-01)

Scheduling for hardware/software partitioning in embedded system design
द्वारा: Engels, Daniel Wayne, 1970-
प्रकाशित: (2014)

Register transfer level design of compression processor core using verilog hardware description language /
द्वारा: Roslee Mohd. Sabri, 1978-, और अन्य
प्रकाशित: (2007)

Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
द्वारा: Eric J. Stotzer, और अन्य
प्रकाशित: (2012-08-01)

Modelling and developing co-scheduling strategies on multicore processors
द्वारा: Zhu, H, और अन्य
प्रकाशित: (2015)

Median filter using altera nios II processor and sort hardware /
द्वारा: 267473 Nadiah Azmi, और अन्य
प्रकाशित: (2008)

Median filter using nios II processor with sort hardware accelerator /
द्वारा: Chen, Kah Yee, 198- , author, और अन्य
प्रकाशित: (2009)

Accelerating Population Count with a Hardware Co-Processor for MicroBlaze
द्वारा: Iouliia Skliarova
प्रकाशित: (2021-04-01)

Modern processor design : fundamentals of superscalar processors /
द्वारा: 204626 Shen, John Paul, और अन्य
प्रकाशित: (2005)

Modern processor design : fundamentals of superscalar processors /
द्वारा: 204626 Shen, John Paul, और अन्य
प्रकाशित: (2003)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
द्वारा: Peng Wu, और अन्य
प्रकाशित: (2023-04-01)

Performance Characterization of Hardware/Software Communication Interfaces in End-to-End Power Management Solutions of High-Performance Computing Processors
द्वारा: Antonio del Vecchio, और अन्य
प्रकाशित: (2024-11-01)

Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
द्वारा: Donaldson, A, और अन्य
प्रकाशित: (2010)

SCHEDULING PROBLEMS OF STATIONARY OBJECTS WITH THE PROCESSOR IN ONE-DIMENSIONAL ZONE
द्वारा: N. A. Dunichkina, और अन्य
प्रकाशित: (2015-06-01)

Proving the Correctness of Processors with Delayed Branch using Delayed PC
द्वारा: Mueller, S, और अन्य
प्रकाशित: (2000)

Scheduling of Batch Processors in Semiconductor Manufacturing – A Review
द्वारा: Mathirajan, M., और अन्य
प्रकाशित: (2003)

A Processor-Sharing Scheduling Strategy for NFV Nodes
द्वारा: Giuseppe Faraci, और अन्य
प्रकाशित: (2016-01-01)

A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
द्वारा: Mohsin Amin, और अन्य
प्रकाशित: (2011-01-01)

Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
द्वारा: Larysa Titarenko, और अन्य
प्रकाशित: (2024-07-01)

Gradient-descent hardware-aware training and deployment for mixed-signal neuromorphic processors
द्वारा: Ugurcan Cakal, और अन्य
प्रकाशित: (2024-01-01)

Hardware Prototyping and Validation of a W-ΔDOR Digital Signal Processor
द्वारा: Gian Carlo Cardarilli, और अन्य
प्रकाशित: (2019-07-01)

Register transfer level design of compression processor core using verilog hardware description language [electronic resource] /
द्वारा: Roslee Mohd. Sabri, 1978-, और अन्य
प्रकाशित: (2007)

Formal techniques for effective co-verification of hardware/software co-designs
द्वारा: Mukherjee, R, और अन्य
प्रकाशित: (2017)

Formal Verification of SystemC by Automatic Hardware/Software Partitioning
द्वारा: Kroening, D, और अन्य
प्रकाशित: (2005)