The impact of hardware scheduling mechanisms on the performance and cost of processor designs

The impact of hardware scheduling mechanisms on the performance and cost of processor designs

Mostra altre versioni (1)

Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...

Descrizione completa

Dettagli Bibliografici
Autori principali:	Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D
Altri autori:	Cap, C
Natura:	Conference item
Pubblicazione:	dblp computer science bibliography 1999

Documenti analoghi

The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
di: Mueller, S, et al.
Pubblicazione: (1999)

Dedicated digital processors : methods in hardware/software system design /
di: 276644 Mayer-Lindenberg, F.
Pubblicazione: (2004)

Exploring Optimal Cost-Performance Designs for RAW processors
di: Moritz, Csaba Andras, et al.
Pubblicazione: (2023)

APRON: A Cellular Processor Array Simulation and Hardware Design Tool
di: David R. W. Barr, et al.
Pubblicazione: (2009-01-01)

Tao--an architecturally balanced reconfigurable hardware processor
di: Huang, Andrew S. (Andrew Shane)
Pubblicazione: (2005)

Thread Scheduling Mechanisms for Multiple-Context Parallel Processors
di: Fiske, James A. Stuart
Pubblicazione: (2004)

Thread scheduling mechanisms for multiple-context parallel processors
di: Fiske, James Alexander Stuart
Pubblicazione: (2007)

Scheduling jobs on multi-processors
di: Neetika, Bansal
Pubblicazione: (2012)

OKI advanced array processor (AAP) hardware description
Pubblicazione: (2004)

Digital neural processor hardware implementation for character recognition /
di: 424809 Kumaara Velan Munusamy
Pubblicazione: (2000)

The 80386, 80486 and pentium processor : hardware, software and interfacing /
di: 391611 Triebel, Walter A.
Pubblicazione: (1998)

Algorithms for Scheduling Tasks on Unrelated Processors
di: Davis, Ernest, et al.
Pubblicazione: (2023)

Optimal scheduling for two-processor systems /
di: Coffman, E. G. (Edward Grady), 1934-, et al.

Task scheduling in parallel processor systems /
di: 443850 Syarifah Zyurina Nordin
Pubblicazione: (2011)

Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices
di: Ikbel Belaid, et al.
Pubblicazione: (2011-01-01)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
di: Pradeep Kumar Yadav, et al.
Pubblicazione: (2008-01-01)

Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
di: Ko Natori, et al.
Pubblicazione: (2024-01-01)

Scheduling for hardware/software partitioning in embedded system design
di: Engels, Daniel Wayne, 1970-
Pubblicazione: (2014)

Register transfer level design of compression processor core using verilog hardware description language /
di: Roslee Mohd. Sabri, 1978-, et al.
Pubblicazione: (2007)

Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
di: Eric J. Stotzer, et al.
Pubblicazione: (2012-08-01)

Modelling and developing co-scheduling strategies on multicore processors
di: Zhu, H, et al.
Pubblicazione: (2015)

Median filter using altera nios II processor and sort hardware /
di: 267473 Nadiah Azmi, et al.
Pubblicazione: (2008)

Median filter using nios II processor with sort hardware accelerator /
di: Chen, Kah Yee, 198- , author, et al.
Pubblicazione: (2009)

Accelerating Population Count with a Hardware Co-Processor for MicroBlaze
di: Iouliia Skliarova
Pubblicazione: (2021-04-01)

Hardware Implementation of Residue Multipliers based Signed RNS Processor for Cryptosystems
di: E. Sekar, et al.
Pubblicazione: (2020-09-01)

Modern processor design : fundamentals of superscalar processors /
di: 204626 Shen, John Paul, et al.
Pubblicazione: (2005)

Modern processor design : fundamentals of superscalar processors /
di: 204626 Shen, John Paul, et al.
Pubblicazione: (2003)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
di: Peng Wu, et al.
Pubblicazione: (2023-04-01)

Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
di: Donaldson, A, et al.
Pubblicazione: (2010)

Performance Characterization of Hardware/Software Communication Interfaces in End-to-End Power Management Solutions of High-Performance Computing Processors
di: Antonio del Vecchio, et al.
Pubblicazione: (2024-11-01)

Proving the Correctness of Processors with Delayed Branch using Delayed PC
di: Mueller, S, et al.
Pubblicazione: (2000)

SCHEDULING PROBLEMS OF STATIONARY OBJECTS WITH THE PROCESSOR IN ONE-DIMENSIONAL ZONE
di: N. A. Dunichkina, et al.
Pubblicazione: (2015-06-01)

Scheduling of Batch Processors in Semiconductor Manufacturing – A Review
di: Mathirajan, M., et al.
Pubblicazione: (2003)

A Processor-Sharing Scheduling Strategy for NFV Nodes
di: Giuseppe Faraci, et al.
Pubblicazione: (2016-01-01)

A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
di: Mohsin Amin, et al.
Pubblicazione: (2011-01-01)

Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
di: Larysa Titarenko, et al.
Pubblicazione: (2024-07-01)

Gradient-descent hardware-aware training and deployment for mixed-signal neuromorphic processors
di: Ugurcan Cakal, et al.
Pubblicazione: (2024-01-01)

Hardware Prototyping and Validation of a W-ΔDOR Digital Signal Processor
di: Gian Carlo Cardarilli, et al.
Pubblicazione: (2019-07-01)

Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor
di: Chiou-Yng Lee, et al.
Pubblicazione: (2022-01-01)

Formal techniques for effective co-verification of hardware/software co-designs
di: Mukherjee, R, et al.
Pubblicazione: (2017)