The impact of hardware scheduling mechanisms on the performance and cost of processor designs
Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...
Principais autores: | Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D |
---|---|
Outros Autores: | Cap, C |
Formato: | Conference item |
Publicado em: |
dblp computer science bibliography
1999
|
Registros relacionados
-
The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
por: Mueller, S, et al.
Publicado em: (1999) -
Dedicated digital processors : methods in hardware/software system design /
por: 276644 Mayer-Lindenberg, F.
Publicado em: (2004) -
A Hardware Assembler for 8080 Processor
por: D. I. Cowie
Publicado em: (1978-04-01) -
Exploring Optimal Cost-Performance Designs for RAW processors
por: Moritz, Csaba Andras, et al.
Publicado em: (2023) -
APRON: A Cellular Processor Array Simulation and Hardware Design Tool
por: David R. W. Barr, et al.
Publicado em: (2009-01-01)