The impact of hardware scheduling mechanisms on the performance and cost of processor designs

The impact of hardware scheduling mechanisms on the performance and cost of processor designs

Show other versions (1)

Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...

Bibliografske podrobnosti
Main Authors:	Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D
Drugi avtorji:	Cap, C
Format:	Conference item
Izdano:	dblp computer science bibliography 1999

Podobne knjige/članki

The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
od: Mueller, S, et al.
Izdano: (1999)

Dedicated digital processors : methods in hardware/software system design /
od: 276644 Mayer-Lindenberg, F.
Izdano: (2004)

Exploring Optimal Cost-Performance Designs for RAW processors
od: Moritz, Csaba Andras, et al.
Izdano: (2023)

APRON: A Cellular Processor Array Simulation and Hardware Design Tool
od: David R. W. Barr, et al.
Izdano: (2009-01-01)

Tao--an architecturally balanced reconfigurable hardware processor
od: Huang, Andrew S. (Andrew Shane)
Izdano: (2005)

Thread Scheduling Mechanisms for Multiple-Context Parallel Processors
od: Fiske, James A. Stuart
Izdano: (2004)

Thread scheduling mechanisms for multiple-context parallel processors
od: Fiske, James Alexander Stuart
Izdano: (2007)

Scheduling jobs on multi-processors
od: Neetika, Bansal
Izdano: (2012)

OKI advanced array processor (AAP) hardware description
Izdano: (2004)

Digital neural processor hardware implementation for character recognition /
od: 424809 Kumaara Velan Munusamy
Izdano: (2000)

The 80386, 80486 and pentium processor : hardware, software and interfacing /
od: 391611 Triebel, Walter A.
Izdano: (1998)

Algorithms for Scheduling Tasks on Unrelated Processors
od: Davis, Ernest, et al.
Izdano: (2023)

Optimal scheduling for two-processor systems /
od: Coffman, E. G. (Edward Grady), 1934-, et al.

Task scheduling in parallel processor systems /
od: 443850 Syarifah Zyurina Nordin
Izdano: (2011)

Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices
od: Ikbel Belaid, et al.
Izdano: (2011-01-01)

Scheduling Algorithm: Tasks Scheduling Algorithm for Multiple Processors with Dynamic Reassignment
od: Pradeep Kumar Yadav, et al.
Izdano: (2008-01-01)

Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
od: Ko Natori, et al.
Izdano: (2024-01-01)

Scheduling for hardware/software partitioning in embedded system design
od: Engels, Daniel Wayne, 1970-
Izdano: (2014)

Register transfer level design of compression processor core using verilog hardware description language /
od: Roslee Mohd. Sabri, 1978-, et al.
Izdano: (2007)

Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
od: Eric J. Stotzer, et al.
Izdano: (2012-08-01)

Modelling and developing co-scheduling strategies on multicore processors
od: Zhu, H, et al.
Izdano: (2015)

Median filter using altera nios II processor and sort hardware /
od: 267473 Nadiah Azmi, et al.
Izdano: (2008)

Median filter using nios II processor with sort hardware accelerator /
od: Chen, Kah Yee, 198- , author, et al.
Izdano: (2009)

Accelerating Population Count with a Hardware Co-Processor for MicroBlaze
od: Iouliia Skliarova
Izdano: (2021-04-01)

Hardware Implementation of Residue Multipliers based Signed RNS Processor for Cryptosystems
od: E. Sekar, et al.
Izdano: (2020-09-01)

Modern processor design : fundamentals of superscalar processors /
od: 204626 Shen, John Paul, et al.
Izdano: (2005)

Modern processor design : fundamentals of superscalar processors /
od: 204626 Shen, John Paul, et al.
Izdano: (2003)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
od: Peng Wu, et al.
Izdano: (2023-04-01)

Automatic analysis of scratch-pad memory code for heterogeneous multicore processors
od: Donaldson, A, et al.
Izdano: (2010)

Performance Characterization of Hardware/Software Communication Interfaces in End-to-End Power Management Solutions of High-Performance Computing Processors
od: Antonio del Vecchio, et al.
Izdano: (2024-11-01)

Proving the Correctness of Processors with Delayed Branch using Delayed PC
od: Mueller, S, et al.
Izdano: (2000)

SCHEDULING PROBLEMS OF STATIONARY OBJECTS WITH THE PROCESSOR IN ONE-DIMENSIONAL ZONE
od: N. A. Dunichkina, et al.
Izdano: (2015-06-01)

Scheduling of Batch Processors in Semiconductor Manufacturing – A Review
od: Mathirajan, M., et al.
Izdano: (2003)

A Processor-Sharing Scheduling Strategy for NFV Nodes
od: Giuseppe Faraci, et al.
Izdano: (2016-01-01)

A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
od: Mohsin Amin, et al.
Izdano: (2011-01-01)

Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores
od: Larysa Titarenko, et al.
Izdano: (2024-07-01)

Gradient-descent hardware-aware training and deployment for mixed-signal neuromorphic processors
od: Ugurcan Cakal, et al.
Izdano: (2024-01-01)

Hardware Prototyping and Validation of a W-ΔDOR Digital Signal Processor
od: Gian Carlo Cardarilli, et al.
Izdano: (2019-07-01)

Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor
od: Chiou-Yng Lee, et al.
Izdano: (2022-01-01)

Register transfer level design of compression processor core using verilog hardware description language [electronic resource] /
od: Roslee Mohd. Sabri, 1978-, et al.
Izdano: (2007)