The impact of hardware scheduling mechanisms on the performance and cost of processor designs
Hardware schedulers supporting out-of-order execution are widespread nowadays. Nevertheless, studies quantifying the impact of schedulers on the performance and cost of processors are rare. The paper tries to close this gap. It turns out that the hardware schedulers can double the performance at a m...
Автори: | Müller, S, Leister, H, Dell, P, Gerteis, N, Kroening, D |
---|---|
Інші автори: | Cap, C |
Формат: | Conference item |
Опубліковано: |
dblp computer science bibliography
1999
|
Схожі ресурси
Схожі ресурси
-
The Impact of Hardware Scheduling Mechanisms on the Performance and Cost of Processor Designs.
за авторством: Mueller, S, та інші
Опубліковано: (1999) -
Dedicated digital processors : methods in hardware/software system design /
за авторством: 276644 Mayer-Lindenberg, F.
Опубліковано: (2004) -
Exploring Optimal Cost-Performance Designs for RAW processors
за авторством: Moritz, Csaba Andras, та інші
Опубліковано: (2023) -
APRON: A Cellular Processor Array Simulation and Hardware Design Tool
за авторством: David R. W. Barr, та інші
Опубліковано: (2009-01-01) -
Tao--an architecturally balanced reconfigurable hardware processor
за авторством: Huang, Andrew S. (Andrew Shane)
Опубліковано: (2005)