Jain, H., Kroening, D., Sharygina, N., & al., E. (2008). Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog. Institute of Electrical and Electronics Engineers.
Lua i Stíl Chicago (17ú heag.)Jain, H., D. Kroening, N. Sharygina, agus E. al. Word-level Predicate-abstraction and Refinement Rechniques for Verifying RTL Verilog. Institute of Electrical and Electronics Engineers, 2008.
Lua MLA (9ú heag.)Jain, H., et al. Word-level Predicate-abstraction and Refinement Rechniques for Verifying RTL Verilog. Institute of Electrical and Electronics Engineers, 2008.
Rabhadh: Seans nach mbeach na luanna seo go hiomlán cruinn i ngach uile chás.