Anfonwch hwn fel neges destun: Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog