この資料をSMS送信: Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog