Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog

Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog

As a first step, most model checkers used in the hardware industry convert a high-level register-transfer-level (RTL) design into a netlist. However, algorithms that operate at the netlist level are unable to exploit the structure of the higher abstraction levels and, thus, are less scalable. The RT...

Fuld beskrivelse

Bibliografiske detaljer
Main Authors:	Jain, H, Kroening, D, Sharygina, N, al., E
Format:	Journal article
Udgivet:	Institute of Electrical and Electronics Engineers 2008

Lignende værker

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
af: Jain, H, et al.
Udgivet: (2008)

Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
af: Jain, H, et al.
Udgivet: (2005)

Word level predicate abstraction and refinement for verifying RTL verilog
af: Jain, H, et al.
Udgivet: (2005)

Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
af: Jain, H, et al.
Udgivet: (2008)

Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
af: Kroening, D, et al.
Udgivet: (2007)

VCEGAR: Verilog CounterExample Guided Abstraction Refinement
af: Jain, H, et al.
Udgivet: (2007)

Verification of SpecC and Verilog using Predicate Abstraction
af: Jain, H, et al.
Udgivet: (2004)

Checking consistency of C and Verilog using predicate abstraction and induction
af: Kroening, D, et al.
Udgivet: (2004)

Checking Consistency of C and Verilog using Predicate Abstraction and Induction
af: Kroening, D, et al.
Udgivet: (2004)

Verifying C++ with STL Containers via Predicate Abstraction
af: Blanc, N, et al.
Udgivet: (2007)

Verifying C++ with STL containers via predicate abstraction
af: Blanc, N, et al.
Udgivet: (2007)

System verilog RTL modeling with embedded assertions /
af: Chow, Chee Siang, 1984-, et al.
Udgivet: (2012)

Predicate abstraction of ANSI-C programs using SAT
af: Clarke, E, et al.
Udgivet: (2004)

Predicate Abstraction of ANSI–C Programs using SAT
af: Clarke, E, et al.
Udgivet: (2015)

Predicate Abstraction of ANSI-C Programs Using SAT.
af: Clarke, E, et al.
Udgivet: (2004)

SATABS: SAT−based Predicate Abstraction for ANSI−C
af: Clarke, E, et al.
Udgivet: (2005)

Predicate Abstraction of ANSI-C Programs Using SAT
af: Clarke, E, et al.
Udgivet: (2004)

System verilog RTL modeling with embedded assertions[electronic resource] /
af: Chow, Chee Siang, 1984-, et al.
Udgivet: (2012)

The RTL design of 32-bit RISC processor using verilog HDL /
af: Hafizul Hasni Manab, 1987-, et al.
Udgivet: (2012)

Approximating Predicate Images for Bit−Vector Logic
af: Kroening, D, et al.
Udgivet: (2006)

Hooray For Hollywood: Onomastic rechniques in Bentelntans' “Dirty Eddie”
af: Leonard R.N. Ashley
Udgivet: (1988-12-01)

Verification of SpecC using Predicate Abstraction
af: Clarke, E, et al.
Udgivet: (2007)

Verification of SpecC using predicate abstraction.
af: Clarke, E, et al.
Udgivet: (2007)

The RTL design of 32-bit RISC processor using verilog HDL [electronic resource] /
af: Hafizul Hasni Manab, 1987-
Udgivet: (2012)

Predicate Abstraction with Under-approximation Refinement
af: Corina S. Pasareanu, et al.
Udgivet: (2007-02-01)

Counterexamples with Loops for Predicate Abstraction
af: Kroening, D, et al.
Udgivet: (2006)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL /
af: Lim, Jonie Joo Nee, 1978-, et al.
Udgivet: (2008)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL [electronic resources] /
af: Lim, Jonie Joo Nee, 1978-, et al.
Udgivet: (2008)

Verification and Falsification of Programs with Loops Using Predicate Abstraction
af: Kroening, D, et al.
Udgivet: (2009)

Verification and falsification of programs with loops using predicate abstraction.
af: Kroening, D, et al.
Udgivet: (2010)

Model Checking with Abstraction for Web Services
af: Sharygina, N, et al.
Udgivet: (2007)

V2c – A Verilog to C translator
af: Mukherjee, R, et al.
Udgivet: (2016)

Strengthening properties using abstraction refinement
af: Purandare, M, et al.
Udgivet: (2009)

RTL cookbook/
af: 274324 Lancaster, Don
Udgivet: (1969)

RTL2RTL Formal Equivalence: Boosting the Design Confidence
af: M V Achutha Kiran Kumar, et al.
Udgivet: (2014-07-01)

Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking
af: Kroening, D, et al.
Udgivet: (2003)

Counterexample Guided Abstraction Refinement via Program Execution
af: Groce, A, et al.
Udgivet: (2004)

Automated scripts for testing verilog designs with iVerilog
af: Ng, Gary Jia Hao
Udgivet: (2015)

RTL Conversion Method From Pipelined Synchronous RTL Models Into Asynchronous Ones
af: Shogo Semba, et al.
Udgivet: (2022-01-01)

Counterexample-guided abstraction refinement for symmetric concurrent programs
af: Donaldson, A, et al.
Udgivet: (2012)