Word-level predicate-abstraction and refinement rechniques for verifying RTL Verilog
As a first step, most model checkers used in the hardware industry convert a high-level register-transfer-level (RTL) design into a netlist. However, algorithms that operate at the netlist level are unable to exploit the structure of the higher abstraction levels and, thus, are less scalable. The RT...
Үндсэн зохиолчид: | Jain, H, Kroening, D, Sharygina, N, al., E |
---|---|
Формат: | Journal article |
Хэвлэсэн: |
Institute of Electrical and Electronics Engineers
2008
|
Ижил төстэй зүйлс
Ижил төстэй зүйлс
-
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
-н: Jain, H, зэрэг
Хэвлэсэн: (2008) -
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
-н: Jain, H, зэрэг
Хэвлэсэн: (2005) -
Word level predicate abstraction and refinement for verifying RTL verilog
-н: Jain, H, зэрэг
Хэвлэсэн: (2005) -
Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.
-н: Jain, H, зэрэг
Хэвлэсэн: (2008) -
Image Computation and Predicate Refinement for RTL Verilog using Word Level Proofs
-н: Kroening, D, зэрэг
Хэвлэсэн: (2007)