أرسل هذا في رسالة قصيرة: Relational STE and theorem proving for formal verification of industrial circuit designs