この資料をSMS送信: Relational STE and theorem proving for formal verification of industrial circuit designs