DC link capacitor voltage balancing in three level neutral point clamped inverter
Multilevel inverters are becoming increasingly popular for high and medium power applications. The diode clamped multilevel inverter (DCMLI) is an attractive high voltage multilevel inverter due to its robustness. The deviating voltage at the neutral point remains always a distracting feature in NPC...
| Main Authors: | , , |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
2012
|
| Subjects: | |
| Online Access: | http://eprints.um.edu.my/4716/1/DC_link_capacitor_voltage_balancing_in_three_level_neutral_point_clamped_inverter.pdf |
| _version_ | 1796945174628139008 |
|---|---|
| author | Mekhilef, Saad Khudhur, H.I. Belkamel, H. |
| author_facet | Mekhilef, Saad Khudhur, H.I. Belkamel, H. |
| author_sort | Mekhilef, Saad |
| collection | UM |
| description | Multilevel inverters are becoming increasingly popular for high and medium power applications. The diode clamped multilevel inverter (DCMLI) is an attractive high voltage multilevel inverter due to its robustness. The deviating voltage at the neutral point remains always a distracting feature in NPC inverter. For this reason DC link capacitors voltage balancing is crucial task in such configuration. The focus of this paper is a three-level three-phase neutral point clamped inverter. A modulation technique that balances the voltage in the DC link capacitors is presented. A Feedback voltage control method has been employed and a space vector pulse width modulation (SVPWM) is used as flexible technique to generate pulses that maintain a balanced DC link. The balancing is limited to an acceptable level without the use of the external active capacitor balancing circuit. To validate the effectiveness of the proposed method both simulation and experimental results are provided. |
| first_indexed | 2024-03-06T05:12:44Z |
| format | Conference or Workshop Item |
| id | um.eprints-4716 |
| institution | Universiti Malaya |
| language | English |
| last_indexed | 2024-03-06T05:12:44Z |
| publishDate | 2012 |
| record_format | dspace |
| spelling | um.eprints-47162019-10-25T04:03:04Z http://eprints.um.edu.my/4716/ DC link capacitor voltage balancing in three level neutral point clamped inverter Mekhilef, Saad Khudhur, H.I. Belkamel, H. TA Engineering (General). Civil engineering (General) TK Electrical engineering. Electronics Nuclear engineering Multilevel inverters are becoming increasingly popular for high and medium power applications. The diode clamped multilevel inverter (DCMLI) is an attractive high voltage multilevel inverter due to its robustness. The deviating voltage at the neutral point remains always a distracting feature in NPC inverter. For this reason DC link capacitors voltage balancing is crucial task in such configuration. The focus of this paper is a three-level three-phase neutral point clamped inverter. A modulation technique that balances the voltage in the DC link capacitors is presented. A Feedback voltage control method has been employed and a space vector pulse width modulation (SVPWM) is used as flexible technique to generate pulses that maintain a balanced DC link. The balancing is limited to an acceptable level without the use of the external active capacitor balancing circuit. To validate the effectiveness of the proposed method both simulation and experimental results are provided. 2012 Conference or Workshop Item PeerReviewed application/pdf en http://eprints.um.edu.my/4716/1/DC_link_capacitor_voltage_balancing_in_three_level_neutral_point_clamped_inverter.pdf Mekhilef, Saad and Khudhur, H.I. and Belkamel, H. (2012) DC link capacitor voltage balancing in three level neutral point clamped inverter. In: 2012 IEEE 13th Workshop on Control and Modeling for Power Electronics, COMPEL 2012, 2012, Kyoto. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6251754 |
| spellingShingle | TA Engineering (General). Civil engineering (General) TK Electrical engineering. Electronics Nuclear engineering Mekhilef, Saad Khudhur, H.I. Belkamel, H. DC link capacitor voltage balancing in three level neutral point clamped inverter |
| title | DC link capacitor voltage balancing in three level neutral point clamped inverter |
| title_full | DC link capacitor voltage balancing in three level neutral point clamped inverter |
| title_fullStr | DC link capacitor voltage balancing in three level neutral point clamped inverter |
| title_full_unstemmed | DC link capacitor voltage balancing in three level neutral point clamped inverter |
| title_short | DC link capacitor voltage balancing in three level neutral point clamped inverter |
| title_sort | dc link capacitor voltage balancing in three level neutral point clamped inverter |
| topic | TA Engineering (General). Civil engineering (General) TK Electrical engineering. Electronics Nuclear engineering |
| url | http://eprints.um.edu.my/4716/1/DC_link_capacitor_voltage_balancing_in_three_level_neutral_point_clamped_inverter.pdf |
| work_keys_str_mv | AT mekhilefsaad dclinkcapacitorvoltagebalancinginthreelevelneutralpointclampedinverter AT khudhurhi dclinkcapacitorvoltagebalancinginthreelevelneutralpointclampedinverter AT belkamelh dclinkcapacitorvoltagebalancinginthreelevelneutralpointclampedinverter |