70-Gb/s amplitude-shift-keyed system with 10-GHz clock recovery circuit using duty cycle division multiplexing
The performance of ASK over DCDM for up to seven channels is reported. The aggregate bit rate of 70 Gb/s is achieved with only 160-GHz modulation bandwidth. The clock and data recovery are realized at 10-GHz clock rate, which is very economic and efficient. At 7 � 10 Gb/s, the worst receiver sensit...
Main Authors: | Amouzad Mahdiraji, G., Abdullah, M.K., Mokhtar, M., Mohammadi, A.M., Abas, A.F., Basir, S.M., Abdullah, R.S.A.R. |
---|---|
Format: | Article |
Published: |
Photonic Network Communications
2009
|
Subjects: |
Similar Items
-
70-Gb/s amplitude-shift-keyed system with 10-GHz clock recovery circuit using duty cycle division multiplexing
by: Mahdiraji, Ghafour Amouzad, et al.
Published: (2010) -
30Gb/s absolute polar duty cycle division multiplexing in dispersion uncompensated optical systems
by: Malekmohammadi, A., et al.
Published: (2008) -
40 Gbit/s on-off-keyed system with 5.71 GHz clock recovery circuit using duty cycle division multiplexing
by: Amouzad Mahdiraji, G., et al.
Published: (2009) -
Duty-cycle division multiplexing (DCDM)
by: Mahdiraji, Ghafour Amouzad, et al.
Published: (2010) -
Absolute polar duty cycle division multiplexing: an economical and spectral efficient multiplexing technique
by: Abdullah, M.K., et al.
Published: (2008)