Analog and short channel effects performance of Sub-100 nm graded channel fully depleted silicon on insulator (SOI)
This paper presents the dependency of analog and Short Channel Effects (SCEs) performance of 75 nm channel length fully-depleted Silicon On Insulator (SOI) device on the applied Graded Channel (GC) design. The comparative analysis between standard SOI (STD SOI) devices at doped channel and equivalen...
Main Authors: | Jafar, N., Soin, N. |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.um.edu.my/9544/1/analog_and_short_channel.pdf |
Similar Items
-
Analog and short channel effects performance of sub-100 nm graded channel fully depleted silicon on insulator (SOI)
by: Jafar, N., et al.
Published: (2009) -
Optimal design of channel doping for fully depleted SOI MOSFETs
by: Ouma, Dennis Okumu
Published: (2007) -
Device design and process technology for sub-100 nm SOI MOSFET's
by: Wei, Andy, 1972-
Published: (2010) -
Heavy-ion-induced digital single event transients in a 180 nm fully depleted SOI process
by: Gouker, Pascale M., et al.
Published: (2010) -
Effects of Ionizing Radiation on Digital Single Event Transients in a 180-nm Fully Depleted SOI Process
by: Keast, Craig L., et al.
Published: (2010)