Design of High-Speed Multiplier with Optimised Builtinself-Test
Current trend in Integrated Circuits (IC) implementation such as System-on-Chip has contributed significant advantages in electronic product features such as high circuit performance with high number of functions, small physical area and high reliability. Since the development of System-on-Chip, whi...
Main Author: | Wan Hasan, Wan Zuha |
---|---|
Format: | Thesis |
Language: | English English |
Published: |
2000
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/10478/1/FK_2000_14.pdf |
Similar Items
-
The multi-sector multiplier /
by: 441426 Chipman, John S. -
Fast serial-parallel (FSP) multiplier design /
by: 300914 Tan, Soo Seong
Published: (2001) -
Metrics from the Field: Learning How To Multiply
by: Ken Meter
Published: (2016-10-01) -
On Best Multiplier Approximation of k-Monotone by Trigonometric Polynomial
by: Saheb K. Al-Saidy, et al.
Published: (2024-03-01) -
Analogue multiplier /
by: 392631 Muhammad Arif Abdul Rahim
Published: (1987)