An efficient fault syndromes simulator for SRAM memories

Testing and diagnosis techniques play a key role in the advance of semiconductor memory technology. The challenge of failure detection has created intensive investigation on efficient testing and diagnosis algorithm for better fault coverage and diagnostic resolution. At present, March test algorith...

Full description

Bibliographic Details
Main Authors: Wan Hasan, Wan Zuha, Abdul Halin, Izhal, Mohd Sidek, Roslina, Othman, Masuri
Format: Article
Language:English
Published: The Institute of Electronics, Information and Communication Engineers 2009
Online Access:http://psasir.upm.edu.my/id/eprint/13025/1/An%20efficient%20fault%20syndromes%20simulator%20for%20SRAM%20memories.pdf
_version_ 1825945156689330176
author Wan Hasan, Wan Zuha
Abdul Halin, Izhal
Mohd Sidek, Roslina
Othman, Masuri
author_facet Wan Hasan, Wan Zuha
Abdul Halin, Izhal
Mohd Sidek, Roslina
Othman, Masuri
author_sort Wan Hasan, Wan Zuha
collection UPM
description Testing and diagnosis techniques play a key role in the advance of semiconductor memory technology. The challenge of failure detection has created intensive investigation on efficient testing and diagnosis algorithm for better fault coverage and diagnostic resolution. At present, March test algorithm is used to detect and diagnose all faults related to Random Access Memories. However, the test and diagnosis process are mainly done manually. Due to this, a systematic approach for developing and evaluating memory test algorithm is required. This work is focused on incorporating the March based test algorithm using a software simulator tool for implementing a fast and systematic memory testing algorithm. The simulator allows a user through a GUI to select a March based test algorithm depending on the desired fault coverage and diagnostic resolution. Experimental results show that using the simulator for testing is more efficient than that of the traditional testing algorithm. This new simulator makes it possible for a detailed list of stuck-at faults, transition faults and coupling faults covered by each algorithm and its percentage to be displayed after a set of test algorithms has been chosen. The percentage of diagnostic resolution is also displayed. This proves that the simulator reduces the trade-off between test time, fault coverage and diagnostic resolution. Moreover, the chosen algorithm can be applied to incorporate with memory built-in self-test and diagnosis, to have a better fault coverage and diagnostic resolution. Universities and industry involved in memory Built- in-Self test, Built-in-Self repair and Built-in-Self diagnose will benefit by saving a few years on researching an efficient algorithm to be implemented in their designs.
first_indexed 2024-03-06T07:27:07Z
format Article
id upm.eprints-13025
institution Universiti Putra Malaysia
language English
last_indexed 2024-03-06T07:27:07Z
publishDate 2009
publisher The Institute of Electronics, Information and Communication Engineers
record_format dspace
spelling upm.eprints-130252016-01-26T01:36:55Z http://psasir.upm.edu.my/id/eprint/13025/ An efficient fault syndromes simulator for SRAM memories Wan Hasan, Wan Zuha Abdul Halin, Izhal Mohd Sidek, Roslina Othman, Masuri Testing and diagnosis techniques play a key role in the advance of semiconductor memory technology. The challenge of failure detection has created intensive investigation on efficient testing and diagnosis algorithm for better fault coverage and diagnostic resolution. At present, March test algorithm is used to detect and diagnose all faults related to Random Access Memories. However, the test and diagnosis process are mainly done manually. Due to this, a systematic approach for developing and evaluating memory test algorithm is required. This work is focused on incorporating the March based test algorithm using a software simulator tool for implementing a fast and systematic memory testing algorithm. The simulator allows a user through a GUI to select a March based test algorithm depending on the desired fault coverage and diagnostic resolution. Experimental results show that using the simulator for testing is more efficient than that of the traditional testing algorithm. This new simulator makes it possible for a detailed list of stuck-at faults, transition faults and coupling faults covered by each algorithm and its percentage to be displayed after a set of test algorithms has been chosen. The percentage of diagnostic resolution is also displayed. This proves that the simulator reduces the trade-off between test time, fault coverage and diagnostic resolution. Moreover, the chosen algorithm can be applied to incorporate with memory built-in self-test and diagnosis, to have a better fault coverage and diagnostic resolution. Universities and industry involved in memory Built- in-Self test, Built-in-Self repair and Built-in-Self diagnose will benefit by saving a few years on researching an efficient algorithm to be implemented in their designs. The Institute of Electronics, Information and Communication Engineers 2009 Article PeerReviewed application/pdf en http://psasir.upm.edu.my/id/eprint/13025/1/An%20efficient%20fault%20syndromes%20simulator%20for%20SRAM%20memories.pdf Wan Hasan, Wan Zuha and Abdul Halin, Izhal and Mohd Sidek, Roslina and Othman, Masuri (2009) An efficient fault syndromes simulator for SRAM memories. IEICE Transactions on Electronics, E92.C (5). pp. 639-646. ISSN 0916-8524; ESSN: 1745-1353 https://www.jstage.jst.go.jp/article/transele/E92.C/5/E92.C_5_639/_article 10.1587/transele.E92.C.639
spellingShingle Wan Hasan, Wan Zuha
Abdul Halin, Izhal
Mohd Sidek, Roslina
Othman, Masuri
An efficient fault syndromes simulator for SRAM memories
title An efficient fault syndromes simulator for SRAM memories
title_full An efficient fault syndromes simulator for SRAM memories
title_fullStr An efficient fault syndromes simulator for SRAM memories
title_full_unstemmed An efficient fault syndromes simulator for SRAM memories
title_short An efficient fault syndromes simulator for SRAM memories
title_sort efficient fault syndromes simulator for sram memories
url http://psasir.upm.edu.my/id/eprint/13025/1/An%20efficient%20fault%20syndromes%20simulator%20for%20SRAM%20memories.pdf
work_keys_str_mv AT wanhasanwanzuha anefficientfaultsyndromessimulatorforsrammemories
AT abdulhalinizhal anefficientfaultsyndromessimulatorforsrammemories
AT mohdsidekroslina anefficientfaultsyndromessimulatorforsrammemories
AT othmanmasuri anefficientfaultsyndromessimulatorforsrammemories
AT wanhasanwanzuha efficientfaultsyndromessimulatorforsrammemories
AT abdulhalinizhal efficientfaultsyndromessimulatorforsrammemories
AT mohdsidekroslina efficientfaultsyndromessimulatorforsrammemories
AT othmanmasuri efficientfaultsyndromessimulatorforsrammemories